A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.

Project Activity

See All Activity >

Categories

Simulation, Education

License

BSD License

Follow verilog compiler

verilog compiler Web Site

Other Useful Business Software
AI-powered conversation intelligence software Icon
AI-powered conversation intelligence software

Unlock call analytics that provide actionable insights with our call tracking software, empowering you to identify what's working and what's not.

Every customer interaction is vital to your business success and revenue growth. With Jiminny’s AI-powered conversation intelligence software, we take recording, capturing, and meticulous analysis of call recordings to the next level. Unlock call analytics that provide actionable insights with our call tracking software, empowering you to identify what's working and what's not. Seamlessly support your biggest objectives across the entire business landscape with our innovative call tracking system.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of verilog compiler!

Additional Project Details

Operating Systems

Solaris, Linux, Windows

Languages

English

Intended Audience

Information Technology, Advanced End Users, Developers, End Users/Desktop, Quality Engineers, Other Audience

User Interface

Command-line

Programming Language

VHDL/Verilog, Java

Related Categories

VHDL/Verilog Simulation Software, VHDL/Verilog Education Software, Java Simulation Software, Java Education Software

Registered

2009-08-21